[1]
H. R, H. N. Tune, D. Lepcha, and O. M. B. ugli, “Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency”, IJAIML, vol. 6, no. 4s, pp. 476–480, Jun. 2026.