View of Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency

Return to Article Details Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency Download Download PDF